log in | register | forums
Show:
Go:
Forums
Username:

Password:

User accounts
Register new account
Forgot password
Forum stats
List of members
Search the forums

Advanced search
Recent discussions
- Git client updated to 0.07 (News:1)
- Archive Edition 27:1 reviewed (News:)
- Rougol April 2024 meeting on monday is Anniversary time (News:1)
- WROCC April 2024 meeting o...changes to our phone lines (News:1)
- April developer 'fireside' chat is on saturday night (News:)
- March 2024 News Summary (News:4)
- WROCC Newsletter Volume 41:11 reviewed (News:)
- WROCC March 2024 meeting o... Hughes and Peter Richmond (News:1)
- Rougol March 2024 meeting on monday with Bernard Boase (News:)
- Drag'n'Drop 13i2 edition reviewed (News:)
Latest postings RSS Feeds
RSS 2.0 | 1.0 | 0.9
Atom 0.3
Misc RDF | CDF
 
View on Mastodon
@www.iconbar.com@rss-parrot.net
Site Search
 
Article archives
The Icon Bar: Programming: Does this form of documentation annoy you as much as me?
 
  Does this form of documentation annoy you as much as me?
  Stoppers (17:51 29/10/2018)
 
Simon Willcocks Message #124363, posted by Stoppers at 17:51, 29/10/2018
Member
Posts: 302 		From the ARM ARM for ARMv8: ARM DDI 0487B.a

MIOCNCE, bit [38]

Mismatched Inner/Outer Cacheable Non-Coherency Enable, for the Non-secure EL1&0 translation
regime.

0 For the Non-secure EL1&0 translation regime, for permitted accesses to a memory
location that use a common definition of the Shareability and Cacheability of the
location, there must be no loss of coherency if the Inner Cacheability attribute for those
accesses differs from the Outer Cacheability attribute.

1 For the Non-secure EL1&0 translation regime, for permitted accesses to a memory
location that use a common definition of the Shareability and Cacheability of the
location, there might be a loss of coherency if the Inner Cacheability attribute for those
accesses differs from the Outer Cacheability attribute.

Couldn't they write:

MIOCNCE, bit [38]

Mismatched Inner/Outer Cacheable Non-Coherency Enable, for the Non-secure EL1&0 translation
regime.

For the Non-secure EL1&0 translation regime, for permitted accesses to a memory
location that use a common definition of the Shareability and Cacheability of the
location, if the Inner Cacheability attribute for those accesses differs from the
Outer Cacheability attribute:

0 there must be no loss of coherency

1 there might be a loss of coherency
  ^[ Log in to reply ]
 

The Icon Bar: Programming: Does this form of documentation annoy you as much as me?